## DATA SHEET



# TZA3017HW <br> 30-3200 Mbits/s fibre optic transmitter 

Objective specification
File under Integrated Circuits, IC19

## FEATURES

- Single 3.3 V power supply
- 1.5 W maximum power dissipation
- Supports SDH/SONET rates at 155.52, 622.08 and 2488.32 Mbits/s (including STM16/OC48 + FEC)
- Supports Gigabit Ethernet at 1250 and 3125 Mbits/s
- Supports Fibre Channel at 1062.5 and 2125 Mbits/s
- $16: 1,8: 1$ or $4: 1$ multiplexing ratio
- 10 : 1 multiplexing ratio for $8 \mathrm{~B} / 10 \mathrm{~B}$ encoded protocols (e.g. Gigabit Ethernet)
- Rail-to-rail parallel inputs compliant with Positive Emitter Coupled Logic (PECL), Current-Mode Logic (CML) and Low Voltage Differential Signalling (LVDS)
- Supports co-directional and contra-directional clocking
- 4-stage FIFO providing large jitter tolerance on parallel interface
- Parity error detect, with programmable parity (odd or even)
- Loss Of Lock (LOL) indicator
- ITU-T compliant jitter generation
- CML data and clock outputs
- CML data and clock inputs for line loop back
- CML data and clock outputs for diagnostic loop back
- ${ }^{2} \mathrm{C}$-bus programmable.


## Additional features with the $\mathrm{I}^{2} \mathrm{C}$-bus

- Supports any line rate from $30 \mathrm{Mbits} / \mathrm{s}$ to 3.2 Gbits/s
- Programmable frequency resolution of 10 Hz
- Adjustable swing for CML data and clock outputs
- Adjustable polarity of all RF I/Os
- Clock versus data swap for optimum connectivity
- Programmable parallel bus order for optimum connectivity
- Adjustable LVPECL or CML output swing
- Reference frequency divide by $1,2,4$ or 8 .



## APPLICATIONS

- Any optical transmission system with line rates between $30 \mathrm{Mbits} / \mathrm{s}$ and 3.2 Gbits/s
- Physical interface IC in transmit channels
- Transponder applications
- Dense Wavelength Division Multiplexing (DWDM) systems.


## GENERAL DESCRIPTION

The TZA3017HW is a highly integrated optical network transmitter, comprising a clock synthesizer and a $16: 1$, $8: 1$ or $4: 1$ multiplexer ( $10: 1$ for $8 \mathrm{~B} / 10 \mathrm{~B}$ encoded signals). The IC operates at any line rate between $30 \mathrm{Mbits} / \mathrm{s}$ and 3.2 Gbits/s. Additional RF inputs and outputs for loop mode connections are present. Using the $\mathrm{I}^{2} \mathrm{C}$-bus gives the product a high configuration flexibility. The HTQFP100 package has excellent electrical and thermal properties.

## ORDERING INFORMATION

| TYPE <br> NUMBER | PACKAGE |  |  |
| :---: | :---: | :---: | :---: |
|  | HAME | DESCRIPTION | VERSION |
| HTQFP100 | plastic, heatsink thin quad flat package; 100 leads; <br> body $14 \times 14 \times 1.0 \mathrm{~mm}$ | SOT638-1 |  |



Fig. 1 Simplified block diagram.

[^0]PINNING

| SYMBOL | PIN | DESCRIPTION |
| :--- | :---: | :--- |
| V $_{\text {CCD }}$ | 1 | supply voltage (digital part) |
| V $_{\text {EE }}$ | 2 | ground |
| D12Q | 3 | inverted parallel data input; <br> bit 12 |
| D12 | 4 | non-inverted parallel data input; <br> bit 12 |
| D11Q | 5 | inverted parallel data input; <br> bit 11 |
| D11 | 6 | non-inverted parallel data input; <br> bit 11 |
| D10Q | 7 | inverted parallel data input; <br> bit 10 |
| D10 | 8 | non-inverted parallel data input; <br> bit 10 |
| D09Q | 9 | inverted parallel data input; bit 9 |
| D09 | 10 | non-inverted parallel data input; <br> bit 9 |
| D08Q | 11 | inverted parallel data input; bit 8 |
| D08 | 12 | non-inverted parallel data input; <br> bit 8 |
| V | 24 | ground |
| VEE | 26 | supply voltage (digital part) |
| V07Q | 13 | ground |
| D02Q | 14 | inverted parallel data input; bit 7 |
| D07 | 15 | non-inverted parallel data input; <br> bit 7 |
| bit 2 |  |  |


| SYMBOL | PIN | DESCRIPTION |
| :---: | :---: | :---: |
| D01Q | 29 | inverted parallel data input; bit 1 |
| D01 | 30 | non-inverted parallel data input; bit 1 |
| D00Q | 31 | inverted parallel data input; bit 0 |
| D00 | 32 | non-inverted parallel data input; bit 0 |
| $\mathrm{V}_{\text {CCD }}$ | 33 | supply voltage (digital part) |
| PICLKQ | 34 | inverted parallel clock input |
| PICLK | 35 | non-inverted parallel clock input |
| $\mathrm{V}_{\text {CCD }}$ | 36 | supply voltage (digital part) |
| PARITYQ | 37 | inverted parity input |
| PARITY | 38 | non-inverted parity input |
| POCLKQ | 39 | inverted parallel output clock |
| POCLK | 40 | non-inverted parallel output clock |
| $\mathrm{V}_{\text {CCD }}$ | 41 | supply voltage (digital part) |
| CREFQ | 42 | inverted reference clock input |
| CREF | 43 | non-inverted reference clock input |
| PARINV | 44 | parity invert input (odd or even) |
| MUXR1 | 45 | select MUX ratio |
| MUXR0 | 46 | select MUX ratio |
| PRSCLOQ | 47 | inverted prescaler output signal |
| PRSCLO | 48 | non-inverted prescaler output signal |
| $\mathrm{V}_{\text {CCD }}$ | 49 | supply voltage (digital part) |
| $\mathrm{V}_{\text {EE }}$ | 50 | ground |
| $\mathrm{V}_{\mathrm{DD}}$ | 51 | supply voltage (digital part) |
| SCL(DR2) | 52 | ${ }^{2}$ ²-bus serial clock (data rate select 2) |
| SDA(DR1) | 53 | $1^{2} \mathrm{C}$-bus serial data (data rate select 1) |
| CS(DRO) | 54 | chip select (data rate select 0) |
| OVERFLOW | 55 | FIFO overflow alarm output |
| FIFORESET | 56 | FIFO reset input |
| LOL | 57 | loss of lock output |
| $\mathrm{V}_{\text {CCD }}$ | 58 | supply voltage (digital part) |
| COUTQ | 59 | inverted serial clock output |
| COUT | 60 | non-inverted serial clock output |
| $\mathrm{V}_{\text {CCD }}$ | 61 | supply voltage (digital part) |
| MD0 | 62 | parallel data input termination mode select |


| SYMBOL | PIN | DESCRIPTION |
| :--- | :---: | :--- |
| MD1 | 63 | parallel data input termination <br> mode select |
| V $_{\text {CCD }}$ | 64 | supply voltage (digital part) |
| $\mathrm{V}_{\mathrm{CCD}}$ | 65 | supply voltage (digital part) |
| DOUTQ | 66 | inverted serial data output |
| DOUT | 67 | non-inverted serial data output |
| $\mathrm{V}_{\text {CCD }}$ | 68 | supply voltage (digital part) |
| $\mathrm{V}_{\text {CCO }}$ | 69 | supply voltage (clock generator) |
| $\mathrm{V}_{\text {EE }}$ | 70 | ground |
| CLKDIR | 71 | selection between co- and <br> contra-directional input timing |
| UI | 72 | user interface selection |
| PARERRQ | 73 | inverted parity error output |
| PARERR | 74 | non-inverted parity error output |
| $\mathrm{V}_{\mathrm{CCA}}$ | 75 | supply voltage (analog part) |
| $\mathrm{V}_{\text {EE }}$ | 76 | ground |
| $\mathrm{V}_{\text {CCD }}$ | 77 | supply voltage (digital part) |
| DINQ | 78 | inverted loop mode data input |
| DIN | 79 | non-inverted loop mode data <br> input |
| $\mathrm{V}_{\text {CCD }}$ | 80 | supply voltage (digital part) |
| CINQ | 81 | inverted loop mode clock input |
| CIN | 82 | non-inverted loop mode clock <br> input |
| $\mathrm{V}_{\text {CCD }}$ | 83 | supply voltage (digital part) |
| INT | 84 | interrupt output |
|  |  |  |


| SYMBOL | PIN | DESCRIPTION |
| :---: | :---: | :---: |
| ENLOUTQ | 85 | enable diagnostic loop back (active LOW) |
| ENLINQ | 86 | enable line loop back (active LOW) |
| $\mathrm{V}_{\text {CCD }}$ | 87 | supply voltage (digital part) |
| DLOOPQ | 88 | inverted loop mode data output |
| DLOOP | 89 | non-inverted loop mode data output |
| $\mathrm{V}_{\text {CCD }}$ | 90 | supply voltage (digital part) |
| CLOOPQ | 91 | inverted loop mode clock output |
| CLOOP | 92 | non-inverted loop mode clock output |
| $\mathrm{V}_{\text {CCD }}$ | 93 | supply voltage (digital part) |
| D15Q | 94 | inverted parallel data input; bit 15 |
| D15 | 95 | non-inverted parallel data input; bit 15 |
| D14Q | 96 | inverted parallel data input; bit 14 |
| D14 | 97 | non-inverted parallel data input; bit 14 |
| D13Q | 98 | inverted parallel data input; bit 13 |
| D13 | 99 | non-inverted parallel data input; bit 13 |
| $\mathrm{V}_{\text {CCD }}$ | 100 | supply voltage (digital part) |
| $\mathrm{V}_{\text {EE }}$ | die pad | common ground plane |



Fig. 2 Pin configuration.

## FUNCTIONAL DESCRIPTION

The TZA3017HW converts parallel data into a serial bit stream with a maximum line rate of 3.2 Gbits/s.
A multiplexing ratio of $4: 1,8: 1$ or $16: 1$ can be selected. For 8B/10B encoded protocols (e.g. Gigabit Ethernet), a multiplexing ratio of $10: 1$ is supported. The IC contains a clock synthesizer that synchronizes the internal oscillator to an external reference frequency.

## Configuring the TZA3017HW by $\mathrm{I}^{2} \mathrm{C}$-bus or external pins

The IC features two types of user interface: $I^{2} C$-bus or direct programming of eight pre-defined modes. Interface selection is set by pin UI (user interface); see Table 1. The $\mathrm{I}^{2} \mathrm{C}$-bus mode is operational if pin UI is left open or connected to $\mathrm{V}_{\mathrm{CC}}$. If pin Ul is connected to $\mathrm{V}_{\mathrm{EE}}$, pins DRO, DR1 and DR2 are available for selection of eight pre-programmed modes.

Table 1 Truth table for UI

| PIN UI | MODE | PIN 54 | PIN 53 | PIN 52 |
| :---: | :---: | :---: | :---: | :---: |
| 0 | pre-programmed | DR0 | DR1 | DR2 |
| 1 | I$^{2}$ C-bus control | CS | SDA | SCL |

In $\mathrm{I}^{2} \mathrm{C}$-bus mode, the chip is configured by using the ${ }^{2} \mathrm{C}$-bus connections (SDA and SCL). The Chip Select pin CS has to be HIGH during $\mathrm{I}^{2} \mathrm{C}$-bus read or write actions. When pin CS is set LOW, the programmed configuration remains active, but signals SDA and SCL are ignored. In this way, all ICs in the application with the same $\mathrm{I}^{2} \mathrm{C}$-bus addresses (e.g. other TZA3017) are individual accessible. The $\mathrm{I}^{2} \mathrm{C}$-bus address is given in Table 2.

Table 2 I²C-bus address of the TZA3017HW

| A6 | A5 | A4 | A3 | A2 | A1 | A0 | R/ $\overline{\mathbf{W}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 1 | 0 | 1 | 0 | 0 | X |

A detailed list of all $\mathrm{I}^{2} \mathrm{C}$-bus registers and the meaning of their contents can be found in Chapter " ${ }^{2} \mathrm{C}$-bus registers". Some functions in the TZA3017HW are controllable by using a pin or the $\mathrm{I}^{2} \mathrm{C}$-bus. In these cases an extra $\mathrm{I}^{2} \mathrm{C}$-bus bit, called $\mathrm{I} 2 \mathrm{C}<$ pinname>, is available to set the programming precedence to the pin or the $\mathrm{I}^{2} \mathrm{C}$-bus bit (default is selection by pin).

If no $I^{2} \mathrm{C}$-bus control is present in the application, the IC is applicable in the 'pre-programmed mode', but with reduced functionality. This mode allows the selection of eight commonly used bit rates or protocols.
If pin Ul is connected to $\mathrm{V}_{\mathrm{EE}}$, the redefined pins DR0, DR1 and DR2 act as standard CMOS inputs that select any of the desired data rates given in Table 3.

Table 3 Truth table for pins DR2, DR1 and DR0

$$
\left(\mathrm{UI}=\mathrm{V}_{\mathrm{EE}}\right)
$$

| PIN <br> DR2 | PIN <br> DR1 | PIN <br> DR0 | PROTOCOL | LINE RATE <br> (Mbits/s) |
| :--- | :---: | :---: | :---: | :--- |
| LOW | LOW | LOW | STM1/OC3 | 155.52 |
| LOW | LOW | HIGH | STM4/OC12 | 622.08 |
| LOW | HIGH | LOW | STM16/OC48 | 2488.32 |
| LOW | HIGH | HIGH | STM16 + FEC | 2666.06 |
| HIGH | LOW | LOW | GE | 1250.00 |
| HIGH | LOW | HIGH | 10GE | 3125.00 |
| HIGH | HIGH | LOW | Fibre Channel | 1062.50 |
| HIGH | HIGH | HIGH | Fibre Channel | 2125.00 |

The bit rates in Table 3 assume a reference frequency of 19.44 MHz applied to pins CREF and CREFQ.

After power-up, the TZA3017HW initiates a Power-On Reset (POR) sequence to restore the default settings of the $\mathrm{I}^{2} \mathrm{C}$-bus registers, regardless of the programming mode. For the defaults; see Table 10.

## Clock synthesizer

The clock synthesizer is a fractional N type of synthesizer, and consists of a Voltage Controlled Oscillator (VCO), several dividers, a Phase Frequency Detector (PFD), an integrated loop filter, a lock detection circuit and a prescaler output buffer; see Fig.3. The internal VCO is phase-locked to the reference clock signal provided at pins CREF and CREFQ. This frequency is typically 19.44 MHz.

Because of the 22 bits fractional N capability, any combination of line rate and reference frequency between 18 and 21 MHz is possible. The LSB (bit k[0]) of the fractional divider, should be set to logic 1 to avoid limit cycles. These are cycles of less than maximum length, which generate spurs in the frequency spectrum. This leaves 21 bits ( $k[21: 1]$ ) available for programming the fraction, allowing approximately 10 Hz of frequency resolution without altering the reference frequency.

To meet most transmission standards, the reference frequency should be very accurate. In order to be able to synthesize a clean RF clock, that is compliant with the most stringent jitter generation requirements, it should also be very clean in terms of phase noise; see Section "Jitter performance".

All parts of the Phase-Locked Loop (PLL) are internal; no external components are required. This allows for easy application.


Fig. 3 Schematic diagram of the clock synthesizer.

## Programming the clock synthesizer

Programming the clock synthesizer involves four dividers: the reference (frequency) divider R , the main divider N , the fractional divider K and the octave divider M . The first step is to determine in which octave the desired bit rate fits. Figure 4 together with Tables 4 and 5 assists in finding the correct octave.

The value for $R$ is usually 1 ; see Section "Programming the reference clock" for detailed information.

Once the octave and the reference frequency are known, the main division ratio N and the fractional part K , can be calculated according to the flowchart in Fig.5.

Four examples are given.
Table 4 Octave definition

| OCTAVE | $\mathbf{M}$ | LOWEST BIT <br> RATE (Mbits/s) | HIGHEST BIT <br> RATE (Mbits/s) |
| :---: | :---: | :---: | :---: |
| 0 | 1 | 1800 | 3200 |
| 1 | 2 | 900 | 1800 |
| 2 | 4 | 450 | 900 |
| 3 | 8 | 225 | 450 |
| 4 | 16 | 112.5 | 225 |
| 5 | 32 | 56.25 | 112.5 |
| 6 | 64 | 28.125 | 56.25 |



Fig. 4 Commonly used line rates and allocation of octaves along a logarithmic bit rate scale.

Table 5 List of most common optical transmission protocols

| PROTOCOL | LINE RATE <br> (Mbits/s) | OCTAVE <br> NUMBER |
| :--- | :---: | :---: |
| 10GE | 3125.00 | 0 |
| 2xHDTV | 2970.00 | 0 |
| STM16/OC48 +FEC | 2666.06 | 0 |
| STM16/OC48 | 2488.32 | 0 |
| DV-6000 | 2380.00 | 0 |
| Fibre Channel | 2125.00 | 0 |
| HDTV | 1485.00 | 1 |
| D-1 Video | 1380.00 | 1 |
| DV-6010 | 1300.00 | 1 |
| Gigabit Ethernet | 1250.00 | 1 |
| Fibre Channel | 1062.50 | 1 |
| OptiConnect | 1062.50 | 1 |
| ISC | 622.08 | 1 |
| STM4/OC12 | 595.00 | 2 |
| DV-6400 | 425.00 | 2 |
| Fibre Channel | 265.63 | 3 |
| OptiConnect | 212.50 | 4 |
| Fibre Channel | 200.00 | 4 |
| ESCON/SBCON | 155.52 | 4 |
| STM1/OC3 | 125.00 | 4 |
| FDDI | 125.00 | 4 |
| Fast Ethernet | 106.25 | 5 |
| Fibre Channel |  |  |
|  |  |  |



Fig. 5 Flowchart to calculate N and K for the required bit rate.

Example 1: An SDH or SONET link has a line rate of 2488.32 Mbits/s (STM16/OC48) and consequently fits in octave number 0 , so $M=1$. Suppose the reference frequency provided at pins CREF and CREFQ is 77.76 MHz . This means that the reference division $R$ needs to be 4 ; see Section "Programming the reference clock". The values of $\mathbf{n}$ and $\mathbf{k}$ can
be calculated from the flowchart: $\mathrm{n}=\frac{\text { bit rate } \times \mathrm{M} \times \mathrm{R}}{\mathrm{f}_{\text {ref }}}=\frac{2488.32 \mathrm{Mbits} / \mathrm{s} \times 1 \times 4}{77.76 \mathrm{MHz}}=128$
Since $\mathbf{k}=0$ in this example, no fractional functionality is required, and bit NILFRAC should be logic 1 (register B3H). $\mathbf{N}=2 \times \mathbf{n}$ and no correction is required. Consequently the appropriate values are: $\mathrm{R}=4$ (register B 6 H ), $\mathrm{M}=1$ (register BOH ) and $\mathbf{N}=256$ (registers B1H and B2H).
Example 2: An SDH STM16 or SONET OC48 link with FEC, has a line rate of $2666.057143 \mathrm{Mbits} / \mathrm{s}$
$(15 / 14 \times 2488.32 \mathrm{Mbits} / \mathrm{s})$ and consequently fits in octave number 0 , so $M=1$. Suppose the reference frequency provided at pins CREF and CREFQ is 38.88 MHz . This means that the reference division R, needs to be 2. Calculate $\mathbf{n}$ and $\mathbf{k}$ from the flowchart: $\mathrm{n}=\frac{\text { bit rate } \times \mathrm{M} \times \mathrm{R}}{\mathrm{f}_{\text {ref }}}=\frac{2666.05714283 \mathrm{Mbits} / \mathrm{s} \times 1 \times 2}{38.88 \mathrm{MHz}}=137.1428571$

This means that $\mathbf{n}=137, \mathbf{k}=0.1428571$ and bit NILFRAC should be logic 0 (register B3H). Since $\mathbf{k}<0.25, \mathbf{k}$ is corrected to 0.6428571 , while the corrected $\mathbf{N}$ becomes $\mathbf{N}=273$. Consequently the appropriate values are: $\mathrm{R}=2$ (register B 6 H ), M = 1 (register B0H), N = 273 (registers B1H and B2H) and K = 1010010010010010010011 (registers B3H, B4H and B5H).
The FEC bit rate is usually quoted to be 2666.06 Mbits/s. Due to round off errors, this leads to a slightly different value for $\mathbf{k}$ than in the example.

Example 3: A fibre channel link has a line rate of $1062.50 \mathrm{Mbits} / \mathrm{s}$ and consequently fits in octave number 1 , so $\mathrm{M}=2$. Suppose the reference frequency provided at pins CREF and CREFQ, is 19.44 MHz . This means that the reference division $R$ needs to be 1. Calculate $\mathbf{n}$ and $\mathbf{k}$ from the flowchart:
$\mathrm{n}=\frac{\text { bit rate } \times \mathrm{M} \times \mathrm{R}}{\mathrm{f}_{\text {ref }}}=\frac{1062.50 \mathrm{Mbits} / \mathrm{s} \times 2 \times 1}{19.44 \mathrm{MHz}}=109.3106996$
This means that $\mathbf{n}=109, \mathbf{k}=0.3107$ and bit NILFRAC should be logic 0 (register B3H). Since $\mathbf{k}$ is between 0.25 and 0.75 , $\mathbf{k}$ does not need to be corrected and $\mathbf{N}=2 \times \mathbf{n}=218$. Consequently the appropriate values are: $R=1$ (register B6H), M = 2 (register B0H) and $\mathbf{N}=218$ (registers B1H and B2H). K = 0100111110001010000001 (registers B3H, B 4 H and B 5 H ).

Example 4: A non standard transmission link has a line rate of $3012 \mathrm{Mbits} / \mathrm{s}$ and consequently fits in octave number 0 , so $M=1$. Suppose the reference frequency provided at pins CREF and CREFQ, is 20.50 MHz . This means that the reference division $R$ needs to be 1. Calculate $\mathbf{n}$ and $\mathbf{k}$ from the
flowchart: $\mathrm{n}=\frac{\text { bit rate } \times \mathrm{M} \times \mathrm{R}}{\mathrm{f}_{\text {ref }}}=\frac{3012 \mathrm{Mbits} / \mathrm{s} \times 1 \times 1}{20.50 \mathrm{MHz}}=146.9268293$
This means that $\mathbf{n}=146, \mathbf{k}=0.9268293$ and bit NILFRAC should be logic 0 (register B3H). Since $\mathbf{k}$ is larger than 0.75 , $\mathbf{k}$ needs to be corrected to 0.4268293 and $\mathbf{N}=2 \times \mathbf{n}+1=293$. Consequently the appropriate values are: $R=1$ (register B6H), $\mathrm{M}=1$ (register B0H) and $\mathbf{N}=293$ (registers B1H and B2H). K = 0110110101000100101011 (registers B3H, B 4 H and B 5 H ).
If the $\mathrm{I}^{2} \mathrm{C}$-bus is not used, switching the clock synthesizer to eight pre-programmed line rates is possible by using pins DR0, DR1 and DR2; see Table 3.

## Programming the reference clock

Normal operation in an SDH/SONET application assumes the use of a 19.44 MHz reference clock connected to pins CREF and CREFQ. However, the use of any reference frequency between 18 and 21 MHz is allowed.
By using the $\mathrm{I}^{2} \mathrm{C}$-bus, a wider range of clock frequencies can be used by programming $R$ through bits REFDIV in register B6H; see Table 6. Internally, the reference frequency is always divided to the lowest range, from 18 to 21 MHz . For SDH/SONET applications, this would be19.44 MHz.

Table 6 Truth table for the REFDIV bits

| REFDIV | DIVISION <br> FACTOR <br> R | SDH/SONET <br> REFERENCE <br> FREQUENCY | REFERENCE <br> FREQUENCY <br> RANGE |
| :---: | :---: | :---: | :---: |
| 00 | 1 | 19.44 MHz | 18 to 21 MHz |
| 01 | 2 | 38.88 MHz | 36 to 42 MHz |
| 10 | 4 | 77.76 MHz | 72 to 84 MHz |
| 11 | 8 | 155.52 MHz | 144 to 168 MHz |

## Prescaler output

The prescaler output (PRSCLO and PRSCLOQ) is always a measure of the internal frequency of the clock synthesizer. It is the VCO frequency divided by the main division factor. If the synthesizer is in-lock, the frequency is equal to the reference frequency at CREF and CREFQ divided by R. This forms an accurate reference for another PLL. If needed, bit PRSCLINV from register C8H, can invert the output of the prescaler.

If no prescaler information is desired, bit PRSCLEN from the same register can disable the output. Apart from these settings, the type of output, the termination mode and the signal amplitude can be set. These parameters follow the settings of the parallel multiplexer output clock (POCLK and POCLKQ) and parity error output (PARERR and PARERRQ). For programming details, see Section "Configuring the parallel bus".

## Loss Of Lock (LOL)

During normal operation, the Loss Of Lock output (pin LOL) should be LOW. In this event the clock synthesizer is in-lock, and the output frequency corresponds to the programmed value. If pin LOL goes HIGH, phase and/or frequency lock is lost, and the output frequency may deviate from the programmed value. The LOL condition is also available in $\mathrm{I}^{2} \mathrm{C}$-bus registers INTERRUPT and STATUS; see Sections "Interrupt register" and "Status
register". On demand it generates an interrupt signal at pin INT; see Section "Interrupt generation".

## Jitter performance

The clock synthesizer of the TZA3017HW has been optimized for lowest jitter generation. For all SDH/SONET line rates, the jitter generation is compliant with ITU-T standard G.958, provided the reference clock is clean enough. For optimum jitter generation, the single sideband phase noise of the reference frequency should be less than $-140 \mathrm{dBc} / \mathrm{Hz}$, for frequencies greater than 12 kHz from the carrier. If the reference divider $R$ is used, this requirement eleviates with approximately $20 \times \log (R)$.

## Multiplexer

The multiplexer comprises a high-speed input register, a 4-bit deep First In First Out (FIFO) elastic buffer, a parity check circuit and the actual multiplexing tree.

## Parallel bus clocking schemes

The TZA3017HW supports both co-directional and contra-directional clocking schemes for the parallel data bus; see Figs. 6 and 7. Pin CLKDIR or ${ }^{2} \mathrm{C}$-bus bit CLKDIR in register MUXCNF1 (register A1H), alters the clocking scheme. A HIGH level on pin CLKDIR or ${ }^{2} \mathrm{C}$-bus bit CLKDIR selects co-directional clocking, which is default. In the co-directional application, the clock is provided on pins PICLK and PICLKQ and the data on D00/D00Q to D15/D15Q. POCLK and POCLKQ is available if necessary, but can be disabled by ${ }^{2} \mathrm{C}$-bus bit POCLKEN (register A1H). In a contra-directional clock application, no clock is provided on pin PICLK. The clock that samples the input data on the parallel bus is an internal clock derived from POCLK. In this application, the part providing the parallel data has to be clocked with the POCLK/POCLKQ clock. In order to alleviate timing problems, the phase of POCLK, with respect to the internal clock, can be shifted in 90 degree steps. ${ }^{2}{ }^{2}$ C-bus bit POCLKINV (180 degrees) together with bit POPHASE ( 90 degrees), set the phase shift; see Table 7. Both bits are located in register A1H.

Table 7 Truth table for the POCLKINV and POPHASE bits

| POCLKINV | POPHASE | PHASE SHIFT |
| :---: | :---: | :---: |
| 0 | 0 | $0^{\circ}$ |
| 0 | 1 | $90^{\circ}$ |
| 1 | 0 | $180^{\circ}$ |
| 1 | 1 | $270^{\circ}$ |



Fig. 6 Co-directional clocking diagram.


## FIFO

In the co-directional clocking scheme, the input register samples the parallel bus data on the rising edge of PICLK/PICLKQ. The same clock writes this data into the FIFO. Data is retrieved from the FIFO by an internal clock, derived from the clock generator of the actual multiplexing tree. This provides for large jitter tolerance on the parallel interface; the FIFO absorbs momentary phase perturbations. Excessively large phase perturbations might stretch the elastic buffer to its limits, causing a FIFO over or underflow. Pin OVERFLOW and $\mathrm{I}^{2} \mathrm{C}$-bus registers INTERRUPT and STATUS indicate this situation; see Sections "Interrupt register" and "Status register". On demand it generates an interrupt signal at pin INT; see Section "Interrupt generation".
The overflow alarm persists until the FIFO is reset by a HIGH level on pin FIFORESET or by ${ }^{2} \mathrm{C}$-bus bit FIFORESET in register MUXCNF0 (register A2H). FIFORESET also initializes the FIFO. To fully benefit from the FIFO, it should be reset whenever there has been a Loss Of Lock condition, or when bit rates have changed.

The asynchronous FIFORESET signal is re-timed by the internal clock from the clock generator. Two clock cycles after FIFORESET has been made HIGH, the FIFO initializes. Two clock cycles after FIFORESET has been made LOW, the FIFO will be operational again. To initialize automatically, when an overflow has occurred, it is possible to connect pin OVERFLOW directly to pin FIFORESET.

## Adjustable multiplexing ratio

Pins MUXR0 and MUXR1 or bits MUXR in $I^{2} \mathrm{C}$-bus register MUXCNF1 (register A1H), configure the multiplexing ratio of the TZA3017HW. The parallel input bus is always centred around the middle (pin $\mathrm{V}_{\mathrm{EE}}$ ) for optimum layout connectivity. Table 8 lists the active inputs for the various multiplexing ratios. In ${ }^{2} \mathrm{C}$-bus mode, the $16: 1$ ratio is default.

In 16:1 mode, D00/D00Q is the LSB, in $10: 1$ mode, D03/D03Q is the LSB, in $8: 1$ mode, D04/D04Q is the LSB and in $4: 1$ mode D06/D06Q is the LSB. Unused inputs are disabled.

For multiplexing ratios of $4: 1,8: 1$ and $16: 1$, the MSB is transmitted first. In $10: 1$ multiplexing mode, the LSB is transmitted first.
${ }^{12} \mathrm{C}$-bus bit BUSSWAP in register MUXCNF2 (AOH), changes the bus order. Bit BUSSWAP simply reverses the order of bits from MSB to LSB or vice versa, to allow for optimum layout connectivity.

The highest supported parallel bus speed is $400 \mathrm{Mbits} / \mathrm{s}$. Therefore the $4: 1$ multiplexing ratio is only supported for line rates up to 1.6 Gbits/s.

Table 8 Setting the multiplexing ratio

| PIN MUXR1 | PIN MUXR0 | BIT MUXR <br> (REG 21H) | MULTIPLEXING <br> RATIO | ACTIVE INPUT PINS |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 00 | $4: 1$ | D06 to D09 |
| 0 | 1 | 01 | $8: 1$ | D04 to D11 |
| 1 | 0 | 10 | $10: 1$ | D03 to D12 |
| 1 | 1 | 11 | $16: 1$ | D00 to D15 (all) |

## Parity checking

In order to check the integrity of the data provided on the parallel input bus, a parity checking function has been implemented in the IC. The calculated parity, based on the data currently on the bus, is compared to the expected parity provided at pins PARITY and PARITYQ. If these do not match, i.e. a parity error has occurred, the PARERR and PARERRQ outputs are HIGH during the next parallel bus clock period (PICLK period).
The type of parity, odd or even, can be set by pin PARINV or via $\mathrm{I}^{2} \mathrm{C}$-bus bit PARINV (register AOH). A LOW level corresponds with even parity, which is default for $\mathrm{I}^{2} \mathrm{C}$-bus bit PARINV.

## Configuring the parallel bus

Several options exist that allow flexible configuration of the parallel bus and associated inputs and outputs.
For the outputs the configuration options are; output driver type, termination mode, output amplitude, signal polarity and selective enabling or disabling of various outputs. These options are set in registers MUXCNF1 (A1H) and IOCNF2 (C8H). The output pins affected by these registers are POCLK/POCLKQ, PARERR/PARERRQ and PRSCLO/PRSCLOQ.

Bit MFOUTMODE selects the CML or LVPECL output driver (default LVPECL). Bit MFOUTTERM sets the termination mode to standard LVPECL or floating termination, or, in case of CML, to DC or AC-coupled. The four MFS bits adjust the amplitude in all cases. The default output amplitude is $800 \mathrm{mV}(p-p)$ single-ended.

Bit PDINV inverts the polarity of the parallel data and PICLKINV inverts the co-directional input clock, effectively shifting the clock edge by half a clock cycle, and changing the rising edge into a falling edge. This might resolve a parallel bus timing problem. Both bits are accessible in register MUXCNF2 (register A0H).

## Rail-to-rail parallel data and clock inputs

The differential parallel data and clock inputs, D00/D00Q to D15/D15Q, PARITY/PARITYQ and PICLK/PICLKQ, handle any input swing with a minimum of 50 mV single-ended. The inputs accept any value between $\mathrm{V}_{\mathrm{EE}}$ and $\mathrm{V}_{\mathrm{CC}}$, i.e. the input buffers are true rail-to-rail. The maximum current flowing into the pins and power dissipation generated by the input current, limit the maximum voltage swing. A differential hysteresis of 25 mV is implemented. $\mathrm{I}^{2} \mathrm{C}$-bus bit PIHYST in register MUXCNF0 (register A2H) switches the hysteresis. The default setting for the hysteresis is only active in LVDS mode.

In order to reduce the number of external components, internal termination is provided for the most common standards, such as LVPECL, CML and LVDS. Pins MD0 and MD1 determine the termination mode. Table 9 lists the supported options.

Table 9 Input termination mode selection

| PIN MD1 | PIN MDO | MODE | TERMINATION |
| :---: | :---: | :---: | :---: |
| 0 | 0 | floating | $100 \Omega$ differential |
| 0 | 1 | LVDS | $100 \Omega$ differential <br> (hysteresis on) |
| 1 | 0 | CML | $50 \Omega$ to $\mathrm{V}_{\mathrm{CC}}$ |
| 1 | 1 | LVPECL | $50 \Omega$ to $\mathrm{V}_{\mathrm{CC}}-2 \mathrm{~V}$ |

## Loop mode I/Os

As indicated in Fig.1, it is possible to use the IC for loop back purposes. A 'line loop back' is possible by setting pin ENLINQ to LOW. In this case, instead of taking the input from the multiplexer, the switch will select inputs DIN/DINQ and CIN/CINQ. Setting pin ENLOUTQ to LOW activates the 'diagnostic loop back' mode. In this case, the synthesized clock and serial data will be available both at the normal RF outputs (pins DOUT/DOUTQ and COUT/COUTQ) and at the loop mode output (pins DLOOP/DLOOPQ and CLOOP/CLOOPQ). ${ }^{2} \mathrm{C}$-bus bits ENLOUT and ENLIN in register MUXCNF2 (register AOH) also sets these two loop modes.

## Configuring the RF I/Os

The polarity of the individual serial data and clock I/Os can be inverted via the $I^{2} \mathrm{C}$-bus. The position of the data and clock outputs (or inputs) can also be swapped. This solves connection problems with other ICs. Registers IOCNF0 (CBH) and IOCNF1 (CAH) program all RF I/O configurations.
When the RF input data and clock are swapped by means of bit CDINSWAP (register CAH), the signals present at pins CIN and CINQ are assumed to be data and the signals at pins DINQ and DIN are assumed to be clock. The same holds for swapping the RF outputs. By means of bit CDOUTSWAP (register CAH), normal mode data is present at pins COUTQ and COUT and clock at pins DOUTQ and DOUT. By means of bit CDLOOPSWAP (register CBH), the loop mode data output is present at pins CLOOPQ and CLOOP and clock at pins DLOOPQ and DLOOP.
${ }^{2} \mathrm{C}$-bus bits DOUTENA and COUTENA (register CAH), independently disable normal mode outputs at pins DOUT/DOUTQ and COUT/COUTQ

The RF CML outputs have an (in 16 steps) adjustable signal amplitude between $62.5 \mathrm{mV}(\mathrm{p}-\mathrm{p})$ and 1000 mV (p-p) single-ended, controlled by bits RFS (register CBH). The default amplitude is $250 \mathrm{mV}(p-p)$ single-ended. $I^{2} \mathrm{C}$-bus bit RFOUTTERM determines the termination scheme to be either DC or AC-coupled (DC-coupled is default).

## CMOS control inputs

Most CMOS control inputs have an internal pull-up resistor. An open connection equals a HIGH input. Only the LOW state needs to be actively forced. This holds for pins UI, MUXR0, MUXR1, PARINV, CLKDIR, ENLOUTQ, ENLINQ, MD0, MD1, FIFORESET and CS. The same is true for pins DR0, DR1 and DR2 in pre-programmed mode (pin UI = LOW). In $I^{2}$ C-bus mode (pin UI = HIGH), pins SCL and SDA comply with the $\mathrm{I}^{2} \mathrm{C}$-bus interface standard.

## Power supply connections

Four separate supply domains ( $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{CCD}}, \mathrm{V}_{\mathrm{CCO}}$ and $\mathrm{V}_{\text {CCA }}$ ) provide isolation between the various functional blocks. Each supply domain should be connected to a common $\mathrm{V}_{\mathrm{CC}}$ via separate filters. All supply pins, including the exposed die pad, must be connected. The die pad should be connected to ground with an as low as possible inductance. Since the die pad is also used as the main ground return of the chip, the connection should also have a low DC impedance. The voltage supply levels should be in accordance with the values specified in Chapters "Characteristics" and "Limiting values".
All external components should be surface mounted devices, preferably of size 0603 or smaller. The components have to be mounted as closely to the IC as possible.

## Interrupt register

The TZA3017HW INTERRUPT register (00H), reports the status of several alarm and mode indication flags; temperature alarm, loss of lock condition of the clock synthesizer and an overflow condition of the FIFO. An $\mathrm{I}^{2} \mathrm{C}$-bus read action of register 00 H , polls the interrupt register. The read action resets all status flags. If the alarm is still present, the interrupt flag is immediately set.

## Status register

The TZA3017HW STATUS register $(01 \mathrm{H})$, holds the same content as the interrupt register, but reports the current status. i.e. without a memory function as used in the interrupt register. An $\mathrm{I}^{2} \mathrm{C}$-bus read action of register 01 H , polls the status register.

## Interrupt generation

The TZA3017HW features a fully configurable interrupt generator, based on the interrupt flags (register 00H). Register INTMASK (register CCH) determines the masking of the status bits generating an interrupt.

The MSB of register INTMASK determines the output type of pin INT. The choices are standard CMOS output or open-drain outputs. The latter is the default value. $\mathrm{I}^{2} \mathrm{C}$-bus bit INTPOL in the same register, determines the polarity of pin INT. The interrupt output is inverted as default, i.e. an interrupt will pull the output LOW. Together with the selected open-drain output, this set-up allows several receivers to be connected to a common interrupt wire. Only one $3.3 \mathrm{k} \Omega$ pull-up resistor is required. When an interrupt occurs, the status of the receiver is available at the INTERRUPT register $(00 \mathrm{H})$. An $\mathrm{I}^{2} \mathrm{C}$-bus read action resets the interrupt register.

## $\mathbf{I}^{2} \mathrm{C}$-bus registers

Setting pin UI HIGH or leaving the pin open-circuit, allows $I^{2} \mathrm{C}$-bus programming. The $\mathrm{I}^{2} \mathrm{C}$-bus registers can be accessed via the 2 -wire $I^{2}$ C-bus interface (pins SCL and SDA), if pin CS (Chip Select) is HIGH during read or write actions. Table 10 shows the $\mathrm{I}^{2} \mathrm{C}$-bus register list.

## 30-3200 Mbits/s fibre optic transmitter

Table $10 I^{2} \mathrm{C}$-bus register list

| ADDRESS | NAME | FUNCTION | DEFAULT | RANGE |
| :--- | :--- | :--- | :--- | :--- |
| 00H | INTERRUPT | Interrupt register; see Table 11 for explanation | n.a. |  |
| 01H | STATUS | Status register; see Table 12 for explanation | n.a. |  |
| A0H | MUXCNF2 | Multiplexer configuration register 2; see Table 13 for <br> explanation | 00000000 | n.a. |
| A1H | MUXCNF1 | Multiplexer configuration register 1; see Table 14 for <br> explanation | 01101001 | n.a. |
| A2H | DIVCNF | Multiplexer configuration register 0; see Table 15 for <br> explanation | Octave and loop mode configuration register; see <br> Table 16 for explanation | 00000000 |
| B0H | n.a. |  |  |  |
| B1H | MAINDIV1 | Main divider division ratio N (MSB); see Table 17 for <br> explanation | 00000001 | (128 to 511) |
| B3H | FRACN2 | Main divider division ratio N; see Table 18 for explanation <br> Fractional divider division ratio K; see Table 19 for <br> explanation | 00000000 | 10000000 |
| B4H | FRACN1 | Fractional divider division ratio K; see Table 20 for <br> explanation | 00000000 |  |
| B5H | FRACN0 | Fractional divider division ratio K; see Table 21 for <br> explanation | 00000001 |  |
| B6H | SYNTHCNF | Synthesizer configuration register; see Table 22 for <br> explanation | 00000000 | n.a. |
| C8H | IOCNF2 | I/O configuration register 2; parallel outputs; see Table 23 <br> for explanation | 00101100 | n.a. |
| CAH | IOCNF1 | I/O configuration register 1; RF serial I/Os; see Table 24 <br> for explanation | 11000000 | n.a. |
| CBH | IOCNF0 | I/O configuration register 0; RF serial I/Os; see Table 25 <br> for explanation | 00000011 | n.a. |
| CCH | INTMASK | Interrupt masking register; see Table 26 for explanation | 01010000 | n.a. |

## 30-3200 Mbits/s fibre optic transmitter

Table 11 Register INTERRUPT (address: 00H)

| BIT |  |  |  |  |  |  |  | PARAMETER |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | DESCRIPTION | NAME |
|  |  |  |  |  |  |  | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | Loss Of Lock (LOL) <br> synthesizer out of lock (loss of lock condition) <br> synthesizer in lock | LOL |
|  |  |  |  | x | X | X |  |  | reserved |
|  |  |  | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ |  |  |  |  | ```Temperature alarm junction temperature \geq 140 }\mp@subsup{}{}{\circ}\textrm{C junction temperature < 140 }\mp@subsup{}{}{\circ}\textrm{C``` | TALARM |
|  |  | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ |  |  |  |  |  | FIFO over or underflow: <br> FIFO over or underflow occurred FIFO normal operation | OVERFLOW |
| 0 | 0 |  |  |  |  |  |  |  | reserved |

Table 12 Register STATUS (address: 01H)

| BIT |  |  |  |  |  |  |  |  | PARAMETER |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | DESCRIPTION | NAME |  |
|  |  |  |  |  |  |  |  |  |  |  |

## 30-3200 Mbits/s fibre optic transmitter

Table 13 Register MUXCNF2 (address: A0H, default value: 00H; see also last row of table)

| BIT |  |  |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | PARAMETER |  |  |
|  |  |  |  |  |  |  |  |  |  |  |

## 30-3200 Mbits/s fibre optic transmitter

Table 14 Register MUXCNF1 (address: A1H, default value: 69H; see also last row of table)

| BIT |  |  |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | PARAMETER |  |  |
|  |  |  |  |  |  |  |  |  |  |  |

Table 15 Register MUXCNF0 (address: A2H, default value: 00H; see also last row of table)

| BIT |  |  |  |  |  |  |  | PARAMETER |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | DESCRIPTION | NAME |
|  |  |  |  |  |  |  | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | FIFO reset reset FIFO normal mode | FIFORESET |
|  |  |  |  |  |  | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ |  | FIFO reset programming through $\mathrm{I}^{2} \mathrm{C}$-bus interface through external pin FIFORESET | I2CFIFORESET |
|  |  |  |  |  | $\begin{array}{\|l\|l} 1 \\ 0 \end{array}$ |  |  | Parallel input hysteresis hysteresis with every input mode hysteresis only in LVDS mode | PIHYST |
| 0 | 0 | 0 | 0 | 0 |  |  |  |  | reserved |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | default value |

Table 16 Register DIVCNF (address: B0H, default value: 00H; see also last row of table)

| BIT |  |  |  |  |  |  |  | PARAMETER |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |  |  |  |  |

Table 17 Register MAINDIV1 (address: B1H, default value: 01H; see also last row of table)

| BIT |  |  |  |  |  |  |  | PARAMETER |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | DESCRIPTION | NAME |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | N8 | Division ratio divider N: N8 = MSB | DIV_N |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |  | default value |

Table 18 Register MAINDIV0 (address: B2H, default value: 00H; see also last row of table)

| BIT |  |  |  |  |  |  | PARAMETER |  |  |
| :--- | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: |
| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | DESCRIPTION | NAME |
| N7 | N6 | N5 | N4 | N3 | N2 | N1 | N0 | Division ratio divider N: N0 = LSB | DIV_N |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | default value |

## 30-3200 Mbits/s fibre optic transmitter

Table 19 RegisterFRACN2(address: B3H, default value: 80H; see also last row of table)

| BIT |  |  |  |  |  |  |  | PARAMETER |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | DESCRIPTION | NAME |
|  | X | K21 | K20 | K19 | K18 | K17 | K16 | Fractional divider K: K21 = MSB | DIV_K |
| 1 |  |  |  |  |  |  |  | NILFRAC control bit (NF) <br> no fractional N functionality <br> fractional N functionality | NILFRAC |
| 0 |  |  |  |  |  |  |  | default value |  |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |

Table 20 RegisterFRACN1(address: B4H, default value: 00 H ; see also last row of table)

| BIT |  |  |  |  |  |  |  |  | PARAMETER |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | DESCRIPTION | NAME |  |
| K15 | K 14 | K 13 | K 12 | K 11 | K 10 | K 9 | K 8 | Fractional divider K | DIV_K |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | default value |  |

Table 21 RegisterFRACNO(address: B5H, default value: 00 H ; see also last row of table)

| BIT |  |  |  |  |  |  | PARAMETER |  |  |
| :--- | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: |
| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | DESCRIPTION | NAME |
| K 7 | K 6 | K 5 | K 4 | K 3 | K 2 | K 1 | K 0 | Fractional divider K: K0 $=$ LSB | DIV_K |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |  | default value |

Table 22 Register SYNTHCNF (address: B6H, default value: 00 H ; see also last row of table)

| BIT |  |  |  |  |  |  |  | PARAMETER |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | DESCRIPTION | NAME |
|  |  |  | 0 | 0 | 0 | 0 | 0 |  | reserved |
|  |  | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ |  |  |  |  |  | Synthesizer manual initialization toggle to initialize synthesizer normal operation; auto initialize | INITSYNTH |
| 1 1 0 0 | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 1 \\ & 0 \end{aligned}$ |  |  |  |  |  |  | Reference frequency divider $\begin{aligned} & R=8 ; \text { Reference } \\ & \text { frequency }=155.52 \mathrm{MHz} \\ & R=4 ; \text { reference frequency }=77.76 \mathrm{MHz} \\ & R=2 ; \text { reference frequency }=38.88 \mathrm{MHz} \\ & R=1 ; \text { reference frequency }=19.44 \mathrm{MHz} \end{aligned}$ | REFDIV |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | default value |

## 30-3200 Mbits/s fibre optic transmitter

Table 23 Register IOCNF2 (address: C8H, default value: 2CH)

| BIT |  |  |  |  |  |  |  | PARAMETER |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | DESCRIPTION | NAME |
|  |  |  |  | $0$ | $\begin{array}{\|l} 0 \\ 1 \\ 1 \end{array}$ | $\begin{aligned} & 0 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 1 \end{aligned}$ | Parallel output signal amplitude minimum signal level; 60 mV ( $p-p$ ) default signal level; 800 mV (p-p) maximum signal level; 1000 mV ( $p-\mathrm{p}$ ) | MFS |
|  |  |  | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ |  |  |  |  | Prescaler output polarity inverted normal | PRSCLINV |
|  |  | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ |  |  |  |  |  | Prescaler output enable enabled disabled | PRSCLEN |
|  | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ |  |  |  |  |  |  | Parallel output termination <br> PECL mode: floating, CML mode: <br> AC-coupled <br> PECL mode: standard, CML mode: DC-coupled | MFOUTTERM |
| 1 0 |  |  |  |  |  |  |  | Parallel output mode <br> CML; Current Mode Logic <br> PECL; Positive Emitter Coupled Logic | MFOUTMODE |
| 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 |  | default value |

## 30-3200 Mbits/s fibre optic transmitter

Table 24 Register IOCNF1 (address: CAH, default value: COH ; see also last row of table)

| BIT |  |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | PARAMETER |  |
|  |  |  |  |  |  |  |  |  |  |

Table 25 Register IOCNF0 (address: CBH, default value: 03 H ; see also last row of table)

| BIT |  |  |  |  |  |  |  | PARAMETER |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | DESCRIPTION | NAME |
|  |  |  |  | $\begin{aligned} & 0 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 1 \end{aligned}$ | RF serial output signal amplitude minimum signal level; 60 mV ( $p-\mathrm{p}$ ) default signal level; 250 mV (p-p) maximum signal level; 1000 mV ( $\mathrm{p}-\mathrm{p}$ ) | RFS |
|  |  |  | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ |  |  |  |  | Loop mode clock output polarity inverted normal | CLOOPINV |
|  |  | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ |  |  |  |  |  | Loop mode data output polarity inverted normal | DLOOPINV |
|  | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ |  |  |  |  |  |  | RF serial output termination <br> AC-coupled DC-coupled | RFOUTTERM |
| $\begin{aligned} & 1 \\ & 0 \end{aligned}$ |  |  |  |  |  |  |  | Loop mode output clock and data swap swapped clock and data output pairs normal clock and data output | CDLOOPSWAP |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |  | default value |

Table 26 Register INTMASK (address: CCH, default value: 50H; see also last row of table)

| BIT |  |  |  |  |  |  |  | PARAMETER |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | DESCRIPTION | NAME |
|  |  |  |  |  |  |  | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | Mask LOL signal not masked masked; note 1 | MLOL |
|  |  |  |  | 0 | 0 | 0 |  |  | reserved |
|  |  |  | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ |  |  |  |  | Mask temperature alarm not masked masked; note 1 | MTALARM |
|  |  | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ |  |  |  |  |  | Mask OVERFLOW signal not masked masked; note 1 | MOVERFLOW |
|  | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ |  |  |  |  |  |  | INT output polarity inverted; active LOW output normal; active HIGH output | INTPOL |
| $\begin{aligned} & 1 \\ & 0 \end{aligned}$ |  |  |  |  |  |  |  | INT output mode standard CMOS output open-drain output | INTOUT |
| 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 |  | default value |

## Note

1. Signal is not processed by interrupt controller.

## 30-3200 Mbits/s fibre optic transmitter

## TZA3017HW WITHOUT USING I²C-BUS

Although the TZA3017HW is intended to be programmed via an $\mathrm{I}^{2} \mathrm{C}$-bus, a lot of features can be accessed from external pins. This Chapter lists the functions of the TZA3017HW if the User Interface pin (UI) is LOW (no $I^{2} \mathrm{C}$-bus).

Features without the $\mathrm{I}^{2} \mathrm{C}$-bus $\left(\mathrm{UI}=\mathrm{V}_{\mathrm{EE}}\right)$ :

- 1 of 4 pre-programmed SDH/SONET bit rates; STM1/OC3, STM4/OC12, STM16/OC48, STM16/OC48 +FEC (DR2 to DR0)
- 1 of 4 pre-programmed bit rates; Fibre Channel, double Fibre Channel, Gigabit Ethernet, 10-Gigabit Ethernet (DR2 to DRO)
- 1 of 4 multiplexing ratios; $16: 1,8: 1,4: 1$ or $10: 1$ (MUXR1/MUXR0)
- Co-directional or contra-directional clocking scheme (CLKDIR)
- Loop mode serial input and output configuration (ENLINQ and ENLOUTQ)
- Even/odd parity checking (PARINV)
- LVPECL outputs on parallel interface with 1600 mV (p-p) differential signal (DC-coupled termination to $\mathrm{V}_{\mathrm{Cc}}-2 \mathrm{~V}$ )
- CML serial RF outputs with 500 mV (p-p) differential signal (DC-coupled load)
- Loss Of Lock detection (LOL)
- FIFO overflow indication
- FIFO reset
- Temperature alarm (pin INT; open-drain).
- Supported reference frequency from 18 to 21 MHz .


## LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134).

| SYMBOL | PARAMETER | MIN. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \hline \mathrm{V}_{\mathrm{CCD}}, \mathrm{~V}_{\mathrm{CCA}}, \\ & \mathrm{~V}_{\mathrm{CCO}}, \mathrm{~V}_{\mathrm{DD}} \end{aligned}$ | supply voltage | -0.5 | +3.6 | V |
| $\mathrm{V}_{\mathrm{n}}$ | DC voltage on pins D00 to D15, D00Q to D15Q, PICLK, PICLKQ, PARITY and PARITYQ POCLK, POCLKQ, PARERR, PARERRQ, PRSCLO and PRSCLOQ UI, CS, SDA, SCL, MUXR0, MUXR1, CLKDIR, PARINV, FIFORESET, MD0, MD1, ENLOUTQ and ENLINQ LOL and OVERFLOW INT | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}-0.5 \\ & \mathrm{~V}_{\mathrm{CC}}-2.5 \\ & -0.5 \\ & \\ & -0.5 \\ & -0.5 \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}+0.5 \\ & \mathrm{~V}_{\mathrm{CC}}+0.5 \\ & \mathrm{~V}_{\mathrm{CC}}+0.5 \\ & \mathrm{~V}_{\mathrm{CC}}+0.5 \\ & \mathrm{~V}_{\mathrm{CC}}+0.5 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| $I_{n}$ | input current on pins <br> D00 to D15, D00Q to D15Q, PICLK, PICLKQ, PARITY and PARITYQ CREF, CREFQ, CIN, CINQ, DIN and DINQ <br> INT | $\left\lvert\, \begin{aligned} & -25 \\ & -20 \\ & -2 \end{aligned}\right.$ | $\left\lvert\, \begin{aligned} & +25 \\ & +20 \\ & +2 \end{aligned}\right.$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ |
| $\mathrm{T}_{\text {amb }}$ | ambient temperature | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{j}}$ | junction temperature | -40 | +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | storage temperature | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |

THERMAL CHARACTERISTICS
In accordance with JEDEC standards JESD51-5 and JESD51-7.

| SYMBOL | PARAMETER | VALUE | UNIT |
| :--- | :--- | :---: | :---: |
| $R_{\text {th(j-a) }}$ | thermal resistance from junction to ambient; 4 layer printed-circuit <br> board in still air with 36 plated vias connected with the heatsink and the <br> second and fourth ground layer in the PCB | 16 | K/W |

## 30-3200 Mbits/s fibre optic transmitter

## CHARACTERISTICS

$\mathrm{V}_{\mathrm{CC}}=3.14$ to $3.47 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=-40$ to $+85^{\circ} \mathrm{C}$; all voltages are referenced to ground; positive currents flow into the device; unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supplies |  |  |  |  |  |  |
| ICCA | analog supply current |  | - | 2.2 | 2.4 | mA |
| $\mathrm{I}_{\text {CCD }}$ | digital supply current | note 1 | - | 205 | 255 | mA |
|  |  | note 2 | - | - | 365 | mA |
| $\mathrm{I}_{\mathrm{DD}}$ | digital supply current |  | - | 3 | 4 | mA |
| $\mathrm{I}_{\text {CCO }}$ | oscillator supply current |  | - | 29 | 38 | mA |
| $\mathrm{I}_{\text {CC (tot) }}$ | total supply current | note 1 | - | 240 | 300 | mA |
|  |  | note 2 | - | - | 410 | mA |
| $\mathrm{P}_{\text {tot }}$ | total power dissipation | note 1 | - | 0.79 | 1.05 | W |
|  |  | note 2 | - | - | 1.45 | W |

CMOS input; pins UI, DR0, DR1, DR2, CS, MUXR0, MUXR1, MD0, MD1, ENLINQ, ENLOUTQ, FIFORESET, PARINV and CLKDIR

| $\mathrm{V}_{\mathrm{IL}}$ | LOW-level input voltage |  | - | - | $0.3 \mathrm{~V}_{\mathrm{CC}}$ | V |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH-level input voltage |  | $0.7 \mathrm{~V}_{\mathrm{CC}}$ | - | - | V |
| $\mathrm{I}_{\mathrm{IL}}$ | LOW-level input current | $\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}$ | - | - | -155 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{IH}}$ | HIGH-level input current | $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{CC}}$ | - | - | 1 | $\mu \mathrm{~A}$ |

## CMOS output; pins OVERFLOW, LOL and INT

| $\mathrm{V}_{\mathrm{OL}}$ | LOW-level output voltage | $\mathrm{I}_{\mathrm{OL}}=1 \mathrm{~mA}$ | 0 | - | 0.2 | V |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{~V}_{\mathrm{OH}}$ | HIGH-level output voltage | $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$ | $\mathrm{~V}_{\mathrm{CC}}-0.2$ | - | $\mathrm{V}_{\mathrm{CC}}$ | V |

Open-drain output; pin INT

| $\mathrm{V}_{\mathrm{OL}}$ | LOW-level output voltage | $\mathrm{I}_{\mathrm{OL}}=1 \mathrm{~mA}$ | 0 | - | 0.2 | V |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{I}_{\mathrm{OH}}$ | HIGH-level output current | $\mathrm{V}_{\mathrm{OH}}=\mathrm{V}_{\mathrm{CC}}$ | - | - | 10 | $\mu \mathrm{~A}$ |

Serial output; pins COUT, COUTQ, DOUT, DOUTQ, CLOOP, CLOOPQ, DLOOP and DLOOPQ

| $\mathrm{V}_{\mathrm{O}(\mathrm{p}-\mathrm{p})}$ | output voltage swing range <br> (peak-to-peak value) | single-ended with $50 \Omega$ <br> external load; note 3 | 60 | - | 1000 | mV |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{V}_{\mathrm{o}}$ | output voltage range |  | $\mathrm{V}_{\mathrm{CC}}-2$ | - | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{Z}_{\mathrm{o}}$ | output impedance | single-ended to $\mathrm{V}_{\mathrm{CC}}$ | 80 | 100 | 120 | $\Omega$ |
| $\mathrm{t}_{\mathrm{r}}$ | rise time | $20 \%$ to $80 \%$ | - | 80 | - | ps |
| $\mathrm{t}_{\mathrm{f}}$ | fall time | $80 \%$ to $20 \%$ | - | 80 | - | ps |
| $\mathrm{t}_{\mathrm{d}(\mathrm{C}-\mathrm{D})}$ | data-to-clock delay | between differential <br> cross-overs | -100 | - | 100 | ps |
| $\delta$ | duty cycle COUT/COUTQ | between differential <br> cross-overs | 40 | 50 | 60 | $\%$ |
| $\mathrm{f}_{\mathrm{DR}}$ | signal path data rate |  | 30 | - | 3200 | $\mathrm{Mbits} / \mathrm{s}$ |


| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNIT |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Serial input; pins DIN, DINQ, CIN and CINQ |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{i}(\mathrm{p}-\mathrm{p})}$ | input voltage <br> (peak-to-peak value) | single-ended | 50 | - | 1000 | mV |
| $\mathrm{V}_{\mathrm{i}}$ | input voltage range |  | $\mathrm{V}_{\mathrm{CC}}-1$ | - | $\mathrm{V}_{\mathrm{CC}}+0.25$ | V |
| $\mathrm{Z}_{\mathrm{i}}$ | input impedance | single-ended to $\mathrm{V}_{\mathrm{CC}}$ | 40 | 50 | 60 | $\Omega$ |
| $\mathrm{f}_{\mathrm{DR}}$ | signal path data rate |  | 30 | - | 3200 | $\mathrm{Mbits} / \mathrm{s}$ |

Parallel input (rail-to-rail); pins D00/D00Q to D15/D15Q, PARITY, PARITYQ, PICLK and PICLKQ

| $V_{1}$ | input voltage range |  | $\mathrm{V}_{\mathrm{EE}}-0.25$ | - | $\mathrm{V}_{\text {CC }}+0.25$ | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{i}(\mathrm{p}-\mathrm{p})}$ | input voltage swing (peak-to-peak value) | single-ended | 50 | - | 1000 | mV |
| $\mathrm{V}_{\text {hys }}$ | input differential hysteresis | $\begin{aligned} & \text { MD1 }=\text { LOW; } \\ & \text { MD0 }=\mathrm{HIGH} \end{aligned}$ | 25 | - | - | mV |
| $\mathrm{Z}_{\mathrm{i} \text { (diff) }}$ | differential input impedance | MD1 = LOW | 80 | 100 | 120 | $\Omega$ |
| $\mathrm{Z}_{\mathrm{i} \text { (se) }}$ | single-ended input impedance | MD1 $=$ HIGH | 40 | 50 | 60 | $\Omega$ |
| $\mathrm{V}_{\text {( }}$ (CML) | input termination voltage in CML mode | $\begin{aligned} & \hline \text { MD1 }=\mathrm{HIGH} ; \\ & \text { MD0 }=\text { LOW } \end{aligned}$ | - | $\mathrm{V}_{\mathrm{CC}}$ | - | V |
| $\mathrm{V}_{\mathrm{T} \text { (LVPECL) }}$ | input termination voltage in LVPECL mode | $\begin{aligned} & \hline \text { MD1 }=\mathrm{HIGH} ; \\ & \text { MD0 }=\mathrm{HIGH} \end{aligned}$ | - | $\mathrm{V}_{\mathrm{CC}}-2$ | - | V |
| tsu;co | set-up time | co-directional clocking | - | - | 0 | ps |
| thd; ${ }^{\text {d }}$ | hold time | co-directional clocking | 1000 | - | - | ps |
| tsu;CONTRA | set-up time | contra-directional clocking | - | - | tbf | ps |
| thD;CONTRA | hold time | contra-directional clocking | tbf | - | - | ps |
| $\delta$ | duty cycle PICLK/PICLKQ | between differential cross-overs | 40 | 50 | 60 | \% |
| $\mathrm{f}_{\text {par }}$ | parallel bit rate |  | - | - | 400 | Mbits/s |

CML output; pins POCLK, POCLKQ, PARERR, PARERRQ, PRSCLO and PRSCLOQ

| $\mathrm{V}_{\mathrm{O}(\mathrm{p}-\mathrm{p})}$ | output voltage swing range <br> (peak-to-peak value) | single-ended with $50 \Omega$ <br> external load; note 4 | 60 | - | 1000 | mV |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{V}_{\mathrm{o}}$ | output voltage range |  | $\mathrm{V}_{\mathrm{CC}}-2$ | - | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{Z}_{\mathrm{o}}$ | output impedance | single-ended to $\mathrm{V}_{\mathrm{CC}}$ | 80 | 100 | 120 | $\Omega$ |
| $\mathrm{t}_{\mathrm{r}}$ | rise time | $20 \%$ to $80 \%$ | - | 250 | - | ps |
| $\mathrm{t}_{\mathrm{f}}$ | fall time | $80 \%$ to $20 \%$ | - | 250 | - | ps |


| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNIT |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| LVPECL output; pins POCLK, POCLKQ, PARERR, PARERRQ, PRSCLO and PRSCLOQ |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | HIGH-level output voltage | $50 \Omega$ termination to <br> $\mathrm{V}_{\mathrm{CC}}-2 \mathrm{~V}$ | $\mathrm{~V}_{\mathrm{CC}}-1.025$ | - | $\mathrm{V}_{\mathrm{CC}}-0.880$ | V |
| $\mathrm{~V}_{\mathrm{OL}}$ | LOW-level output voltage | $50 \Omega$ termination to <br> $\mathrm{V}_{\mathrm{CC}}-2 \mathrm{~V}$ | $\mathrm{~V}_{\mathrm{CC}}-1.810$ | - | $\mathrm{V}_{\mathrm{CC}}-1.620$ | V |
| $\mathrm{t}_{\mathrm{r}}$ | rise time | $20 \%$ to $80 \%$ | - | 250 | - | ps |
| $\mathrm{t}_{\mathrm{f}}$ | fall time | $80 \%$ to $20 \%$ | - | 250 | - | ps |

Reference frequency input; pins CREF and CREFQ

| $\mathrm{V}_{\text {i(p-p) }}$ | input voltage <br> (peak-to-peak value) | single-ended | 50 | - | 1000 | mV |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{V}_{\mathrm{i}}$ | input voltage range |  | $\mathrm{V}_{\mathrm{CC}}-1$ | - | $\mathrm{V}_{\mathrm{CC}}+0.25$ | V |
| $\mathrm{Z}_{\mathrm{i}}$ | input impedance | single-ended to $\mathrm{V}_{\mathrm{CC}}$ | 40 | 50 | 60 | $\Omega$ |
| $\Delta \mathrm{f}_{\text {CREF }}$ | reference clock frequency <br> accuracy | SDH/SONET <br> requirement | -20 | - | +20 | ppm |
| f CREF | reference clock frequency | see Section <br> "Programming the <br> reference clock" | 18 | 19.44 | 21 | MHz |

$1^{2} \mathrm{C}$-bus I/O pins; SCL and SDA

| $\mathrm{V}_{\mathrm{IL}}$ | LOW-level input voltage |  | -0.5 | - | $0.3 \mathrm{~V}_{\mathrm{CC}}$ | V |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH-level input voltage |  | $0.7 \mathrm{~V}_{\mathrm{CC}}$ | - | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {hys }}$ | hysteresis of Schmitt <br> trigger inputs | note 5 | $0.05 \mathrm{~V}_{\mathrm{CC}}$ | - | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | LOW-level output voltage | $\mathrm{I}_{\mathrm{OL}}=3$ mA; pin SDA <br> open-drain | 0 | - | 0.4 | V |
| $\mathrm{I}_{\mathrm{LI}}$ | input leakage current |  | -10 | - | +10 | $\mu \mathrm{~A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | input capacitance | note 5 | - | - | 10 | pF |

## ${ }^{1} \mathrm{C}$ - - iming

| $\mathrm{f}_{\text {SCL }}$ | SCL clock frequency |  | - | - | 100 | kHz |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tow | SCL LOW time |  | 1.3 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {HIGH }}$ | SCL HIGH time |  | 0.6 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {HD } ; \text { STA }}$ | hold time for START condition |  | 0.6 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {SU; }}$ STA | set-up time for START condition |  | 0.6 | - | - | $\mu \mathrm{s}$ |
| thd; DAT | data hold time |  | 0 | - | 0.9 | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {SU; }{ }^{\text {dat }} \text { }}$ | data set-up time |  | 100 | - | - | ns |
| $\mathrm{t}_{\text {SU; }}$ STO | set-up time for STOP condition |  | 0.6 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{tr}_{\mathrm{r}}$ | SCL and SDA rise time | note 5 | 20 | - | 300 | ns |
| $\mathrm{t}_{\mathrm{f}}$ | SCL and SDA fall time | note 5 | 20 | - | 300 | ns |

## 30-3200 Mbits/s fibre optic transmitter

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNIT |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\text {BUF }}$ | bus free time between <br> STOP and START |  | 1.3 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{C}_{\mathrm{b}}$ | capacitive load on each <br> bus line |  | - | - | 400 | pF |
| $\mathrm{t}_{\mathrm{SP}}$ | pulse width of allowable <br> spikes | note 5 | 0 | - | 50 | ns |
| $\mathrm{~V}_{\mathrm{nL}}$ | noise margin at LOW-level | note 5 | $0.1 \mathrm{~V}_{\mathrm{CC}}$ | - | - | V |
| $\mathrm{V}_{\mathrm{nH}}$ | noise margin at HIGH-level | note 5 | $0.2 \mathrm{~V}_{\mathrm{CC}}$ | - | - | V |

## PLL characteristics

| $\mathrm{J}_{\text {gen }(p-p)}$ | jitter generation (peak-to-peak value) | $\begin{gathered} \text { STM1/OC3 mode; note } 6 \\ f=500 \mathrm{~Hz} \text { to } 1.3 \mathrm{MHz} \\ \mathrm{f}=12 \mathrm{kHz} \text { to } 1.3 \mathrm{MHz} \\ \mathrm{f}=65 \mathrm{kHz} \text { to } 1.3 \mathrm{MHz} \end{gathered}$ | - |  | $\begin{aligned} & 0.25 \\ & 0.05 \\ & 0.05 \end{aligned}$ | UI <br> UI <br> UI |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \text { STM4/OC12 mode; } \\ & \text { note } 6 \\ & f=1 \mathrm{kHz} \text { to } 5 \mathrm{MHz} \\ & \mathrm{f}=12 \mathrm{kHz} \text { to } 5 \mathrm{MHz} \\ & \mathrm{f}=250 \mathrm{kHz} \text { to } 5 \mathrm{MHz} \end{aligned}$ | - | $\left\lvert\, \begin{aligned} & - \\ & - \\ & - \end{aligned}\right.$ | $\begin{aligned} & 0.25 \\ & 0.05 \\ & 0.05 \end{aligned}$ | UI <br> UI <br> UI |
|  |  | $\begin{aligned} & \hline \text { STM16/OC48 mode; } \\ & \text { note } 6 \\ & f=5 \mathrm{kHz} \text { to } 20 \mathrm{MHz} \\ & \mathrm{f}=12 \mathrm{kHz} \text { to } 20 \mathrm{MHz} \\ & \mathrm{f}=1 \text { to } 20 \mathrm{MHz} \end{aligned}$ | - | $0.04$ | $\begin{aligned} & 0.25 \\ & 0.05 \\ & 0.05 \end{aligned}$ | UI <br> UI <br> UI |

## Notes

1. Outputs are not connected. Disabled loop modes, MUX ratio $16: 1$ and default output levels.
2. Outputs are not connected. Enabled loop modes, MUX ratio $16: 1$ and maximum output levels.
3. The output swing is (in 16 steps) adjustable between the min. and max. value, controlled by bits RFS in the $\mathrm{I}^{2} \mathrm{C}$-bus register CBH.
4. The output swing is (in 16 steps) adjustable between the min. and max. value, controlled by bits MFS in the $\mathrm{I}^{2} \mathrm{C}$-bus register C8H.
5. Guaranteed by design.
6. Reference frequency of 19.44 MHz , with a phase-noise of less than -140 dBc for frequencies of more than 12 kHz from the carrier.


The timing is measured from the cross-over point of the reference signal to the cross-over point of the input.
Fig. 8 Parallel bus contra-directional timing.



## PACKAGE OUTLINE

HTQFP100: plastic, heatsink thin quad flat package; 100 leads; body $14 \times 14 \times 1.0 \mathrm{~mm}$
SOT638-1


DIMENSIONS (mm are the original dimensions)

| UNIT | $\begin{gathered} \mathrm{A} \\ \max . \end{gathered}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $b_{p}$ | c | $D^{(1)}$ | $\mathrm{D}_{\mathrm{h}}$ | $E^{(1)}$ | $E_{h}$ | e | $\mathrm{H}_{\mathrm{D}}$ | $\mathrm{H}_{\mathrm{E}}$ | L | $L_{p}$ | v | w | y | $Z_{D}{ }^{(1)}$ | $\mathrm{Z}_{\mathrm{E}}{ }^{(1)}$ | $\theta$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 1.2 | $\begin{aligned} & 0.15 \\ & 0.05 \end{aligned}$ | $\begin{aligned} & 1.05 \\ & 0.95 \end{aligned}$ | 0.25 | $\begin{aligned} & 0.27 \\ & 0.17 \end{aligned}$ | $\begin{aligned} & 0.20 \\ & 0.09 \end{aligned}$ | $\begin{aligned} & 14.1 \\ & 13.9 \end{aligned}$ | $\begin{aligned} & 7.1 \\ & 6.1 \end{aligned}$ | $\begin{aligned} & 14.1 \\ & 13.9 \end{aligned}$ | $\begin{aligned} & 7.1 \\ & 6.1 \end{aligned}$ | 0.5 | $\begin{array}{\|l\|} \hline 16.15 \\ 15.85 \end{array}$ | $\begin{aligned} & 16.15 \\ & 15.85 \end{aligned}$ | 1.0 | $\begin{aligned} & 0.75 \\ & 0.45 \end{aligned}$ | 0.2 | 0.08 | 0.08 | $\begin{aligned} & 1.15 \\ & 0.85 \end{aligned}$ | $\begin{aligned} & 1.15 \\ & 0.85 \end{aligned}$ | $\begin{aligned} & 7^{\circ} \\ & 0^{\circ} \end{aligned}$ |

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

| OUTLINE <br> VERSION | REFERENCES |  |  |  | EUROPEAN | ISSUE DATE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | EIAJ |  |  |  |
| SOT638-1 |  |  |  |  | - | $01-03-30$ |

## SOLDERING

## Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "Data Handbook IC26; Integrated Circuit Packages" (document order number 9398652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

## Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.
Typical reflow peak temperatures range from
215 to $250^{\circ} \mathrm{C}$. The top-surface temperature of the packages should preferable be kept below $220^{\circ} \mathrm{C}$ for thick/large packages, and below $235^{\circ} \mathrm{C}$ for small/thin packages.

## Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.
If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
- larger than or equal to 1.27 mm , the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board;
- smaller than 1.27 mm , the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

- For packages with leads on four sides, the footprint must be placed at a $45^{\circ}$ angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at $250^{\circ} \mathrm{C}$.
A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

## Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage ( 24 V or less) soldering iron applied to the flat part of the lead.
Contact time must be limited to 10 seconds at up to $300^{\circ} \mathrm{C}$.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and $320^{\circ} \mathrm{C}$.

Suitability of surface mount IC packages for wave and reflow soldering methods

| PACKAGE | SOLDERING METHOD |  |
| :--- | :--- | :--- |
|  | WAVE | REFLOW ${ }^{(1)}$ |
| BGA, LFBGA, SQFP, TFBGA | not suitable | suitable |
| HBCC, HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, HVQFN, SMS | not suitable ${ }^{(2)}$ | suitable |
| PLCC $^{(3)}$, SO, SOJ | suitable | not recommended |
| LQFP, QFP, TQFP | suitable |  |
| suitable |  |  |
| SSOP, TSSOP, VSO | not recommended ${ }^{(5)}$ | suitable |

## Notes

1. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods".
2. These packages are not suitable for wave soldering as a solder joint between the printed-circuit board and heatsink (at bottom version) can not be achieved, and as solder may stick to the heatsink (on top version).
3. If wave soldering is considered, then the package must be placed at a $45^{\circ}$ angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
4. Wave soldering is only suitable for LQFP, TQFP and QFP packages with a pitch (e) equal to or larger than 0.8 mm ; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm .
5. Wave soldering is only suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm ; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm .

## DATA SHEET STATUS

| DATA SHEET STATUS ${ }^{(1)}$ | PRODUCT <br> STATUS |  |
| :--- | :--- | :--- |
| Objective data | Development | This data sheet contains data from the objective specification for product <br> development. Philips Semiconductors reserves the right to change the <br> specification in any manner without notice. |
| Preliminary data | Qualification | This data sheet contains data from the preliminary specification. <br> Supplementary data will be published at a later date. Philips <br> Semiconductors reserves the right to change the specification without <br> notice, in order to improve the design and supply the best possible <br> product. |
| Product data | Production | This data sheet contains data from the product specification. Philips <br> Semiconductors reserves the right to make changes at any time in order <br> to improve the design, manufacturing and supply. Changes will be <br> communicated according to the Customer Product/Process Change <br> Notification (CPCN) procedure SNW-SQ-650A. |

## Notes

1. Please consult the most recently issued data sheet before initiating or completing a design.
2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

## DEFINITIONS

Short-form specification - The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition - Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.
Application information - Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

## DISCLAIMERS

Life support applications - These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.
Right to make changes - Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

## PURCHASE OF PHILIPS I²C COMPONENTS

Purchase of Philips $I^{2} \mathrm{C}$ components conveys a license under the Philips' $I^{2} \mathrm{C}$ patent to use the components in the $I^{2} \mathrm{C}$ system provided the system conforms to the $\mathrm{I}^{2} \mathrm{C}$ specification defined by Philips. This specification can be ordered using the code 939839340011.

## NOTES

## NOTES

## NOTES

## Philips Semiconductors - a worldwide company

## Contact information

For additional information please visit http://www.semiconductors.philips.com. Fax: +31 402724825 For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com.

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.
The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.


[^0]:    30-3200 Mbits/s fibre optic transmitter

    MHLLOE $\forall Z \perp$

